### IN THE CLAIMS

Please amend the claims as follows:

- (Canceled) 1.
- (Previously Presented) A capacitor, comprising: 2.
  - a first electrode;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode;
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes; and

wherein the one electrode is a tungsten nitride and the buffer layer is a tungsten oxide.

- (Original) The capacitor according to claim 2, wherein the dielectric layer is a tantalum. 3. oxide.
- (Currently Amended) A capacitor, comprising: 4.
  - a first electrode;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode;
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes; and

wherein the buffer layer has a orthorhomic crystalline structure; and

wherein an electrode selected from the group consisting of the first electrode and the second electrode has a metal component that is the same as a metal component of the buffer layer.

Dkt: 303.714US1

- 5. (Previously Presented) A capacitor, comprising:
  - a first electrode;
  - a second electrode;
  - a dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten trioxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes.
- 6. (Original) The capacitor according to claim 5, wherein the buffer layer has a orthorhomic crystalline structure.
- 7. (Original) The capacitor according to claim 5, wherein the one electrode includes tungsten.
- 8. (Original) The capacitor according to claim 7, wherein the buffer layer is grown by oxidizing the one electrode.
- 9. (Currently Amended) A capacitor, comprising:
  - a first electrode;
- a second electrode, wherein at least one of the first electrode and the second electrode include a metal nitride;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer includes a refractory metal that is the same refractory metal as in at least one of the first electrode and the second electrode.
- 10. (Original) The capacitor according to claim 9, wherein the buffer layer is of the formula MOx, and M is a metal component from a group consisting of tungsten, tantalum, zirconium, and hafnium.

11.

Title: LOW LEAKAGE MIM CAPACITOR

- (Original) The capacitor according to claim 9, wherein the buffer layer has a
- orthorhomic crystalline structure.
- 12. (Canceled)
- 13. (Previously Presented) A vertical capacitor, comprising:
  - a bottom electrode;
  - a top electrode positioned above the bottom electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode, wherein the bottom electrode is a tungsten nitride and the buffer layer is a tungsten oxide.
- 14. (Original) The capacitor according to claim 13, wherein the dielectric layer is a tantalum oxide.
- 15. (Previously Presented) A vertical capacitor, comprising:
  - a bottom electrode;
  - a top electrode positioned above the bottom electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode, wherein the buffer layer has a orthorhomic crystalline structure.
- 16. (Previously Presented) A capacitor, comprising:
  - a bottom electrode;
  - a top electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and

a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode, wherein the metal in the buffer layer is a refractory metal.

- (Original) The capacitor according to claim 16, wherein the metal in the buffer layer is 17. tungsten.
- (Original) The capacitor according to claim 17, wherein the bottom electrode comprises 18. a metal nitride, and the metal in the bottom electrode is a refractory metal.
- (Original) The capacitor according to claim 18, wherein the bottom electrode comprises 19. tungsten nitride.
- (Previously Presented) A capacitor, comprising: 20.
  - a bottom electrode;
  - a top electrode;
- a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and

a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode, wherein the bottom electrode comprises a metal nitride having a metal component which is the same as the metal component of the metal oxide buffer layer.

- (Original) The capacitor according to claim 20, wherein the dielectric layer comprises 21. tantalum oxide.
- 22. (Original) The capacitor according to claim 21, wherein the metal component of the bottom electrode and the buffer layer includes tungsten.
- (Previously Presented) A capacitor, comprising: 23.
  - a bottom electrode;
  - a top electrode;

Dkt: 303.714US1

a single compound, dielectric layer interposed between the bottom electrode and the top electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the bottom electrode and the top electrode;

wherein at least one electrode selected from the group consisting of the bottom electrode and the top electrode comprises tungsten nitride.

- 24. (Original) The capacitor according to claim 23, wherein the dielectric layer is a metal oxide of a different type than the buffer layer.
- 25. (Previously Presented) A capacitor, comprising:
  - a first electrode;
  - a second electrode;
- a single compound, tantalum oxide dielectric layer interposed between the bottom electrode and the top electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the bottom electrode and the top electrode;

wherein at least one electrode is selected from the group consisting of the bottom electrode and the top electrode includes tungsten nitride.

- 26. (Currently Amended) A capacitor, comprising:
  - a first electrode;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer has an orthorhombic crystal structure, and wherein the metal in the buffer layer is tungsten.

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

27. - 28. (Canceled)

29. (Previously Presented) The capacitor according to claim 16, wherein the bottom electrode

comprises a metal nitride and has a metal component which is the same as the metal component

of the metal oxide buffer layer.

30. (Currently Amended) A capacitor, comprising:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second

electrode; and

a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one

of the first and second electrodes;

wherein the buffer layer has a dielectric constant greater than the dielectric layer; and

wherein the one of the first and second electrodes has a metal component which is the

same as the metal component of the buffer layer.

31. (Canceled)

32. (Original) The capacitor according to claim 30, wherein the buffer layer has an orthorhomic

crystalline structure.

33-73. (Canceled)

74. (Previously Presented) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit

devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor,

the capacitor comprising:

a first electrode:

a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

#### 75. (Previously Presented) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

wherein at least one electrode selected from the group consisting of the first electrode and the second electrode comprises tungsten nitride.

#### 76. (Previously Presented) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode:
- a tungsten nitride second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and the second electrode.

#### (Previously Presented) A semiconductor die, comprising: 77.

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a tungsten nitride second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and
- a high temperature annealed, tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and the second electrode.
- 78. (Original) The semiconductor die according to claim 77, wherein the high temperature annealed buffer layer is annealed at least 700 degrees Celsius and has an orthorhomic crystal structure.

# 79. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and the second electrode, wherein the buffer layer has an orthorhombic crystal lattice structure; and

wherein the electrode selected from the group consisting of the first electrode and the second electrode has a metal component that is the same as the metal component of the buffer layer.

## 80. (Currently Amended) A semiconductor die, comprising:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and the second electrode,

wherein the buffer layer has a dielectric constant greater than the dielectric layer; and

wherein the electrode selected from the group consisting of the first electrode and the second electrode has a metal component that is the same as the metal component of the buffer layer.

#### 81.-82. (Canceled)

### 83. (Previously Presented) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;
  - a row access circuit coupled to the array of memory cells;
  - a column access circuit coupled to the array of memory cells; and

Dkt: 303.714US1

an address decoder circuit coupled to the row access circuit and the column access circuit.

84. (Previously Presented) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, wherein at least one electrode selected from the group consisting of the bottom electrode of the capacitor and the top electrode of the capacitor comprises tungsten nitride;

- a row access circuit coupled to the array of memory cells;
- a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the column access circuit.

85. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having an orthorhomibic crystalline structure, wherein an

electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer;

- a row access circuit coupled to the array of memory cells;
- a column access circuit coupled to the array of memory cells; and
- an address decoder circuit coupled to the row access circuit and the column access circuit.
- 86. (Currently Amended) A memory device, comprising:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having a dielectric constant greater than the dielectric layer, wherein an electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer <u>layer;</u>

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the column access

87-89. (Canceled)

circuit.

- (Previously Presented) A memory module, comprising: 90.
  - a support;
  - a plurality of leads extending from the support;

- a command link coupled to at least one of the plurality of leads;
- a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

a row access circuit coupled to the array of memory cells;
a column access circuit coupled to the array of memory cells; and
an address decoder circuit coupled to the row access circuit and the
column access circuit.

- 91. (Previously Presented) A memory module, comprising:
  - a support;
  - a plurality of leads extending from the support;
  - a command link coupled to at least one of the plurality of leads;
- a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

a first electrode;

a second electrode;

a single compound, metal oxide dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having a dielectric constant greater than the dielectric layer;

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the column access circuit wherein at least one electrode selected from the group consisting of the bottom electrode of the capacitor and the top electrode of the capacitor comprises tungsten nitride.

- 92. (Currently Amended) A memory module, comprising:
  - a support;
  - a plurality of leads extending from the support;
  - a command link coupled to at least one of the plurality of leads;
- a plurality of data links, wherein each data link is coupled to at least one of the plurality of leads; and

at least one memory device contained on the support and coupled to the command link, wherein the at least one memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer laver having an orthorhombic crystalline structure, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer;

a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the column access circuit.

93-95. (Canceled)

- 96. (Previously Presented) A memory system, comprising:
  - a controller;
  - a command link coupled to the controller;
  - a data link coupled to the controller; and
- a memory device coupled to the command link and the data link, wherein the memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the

first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode;

> a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and

an address decoder circuit coupled to the row access circuit and the

column access circuit.

### 97. (Currently Amended) A memory system, comprising:

- a controller;
- a command link coupled to the controller;
- a data link coupled to the controller; and
- a memory device coupled to the command link and the data link, wherein the memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having an orthorhombic crystalline structure, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer;

> a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the column access

## 98. (Currently Amended) A memory system, comprising:

a controller;

circuit.

- a command link coupled to the controller;
- a data link coupled to the controller; and
- a memory device coupled to the command link and the data link, wherein the memory device comprises:

an array of memory cells, wherein at least one memory cell has a capacitor, the capacitor comprising:

- a first electrode:
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, the buffer layer having a dielectric constant greater than the dielectric layer, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer;

> a row access circuit coupled to the array of memory cells; a column access circuit coupled to the array of memory cells; and an address decoder circuit coupled to the row access circuit and the column access

99-101. (Canceled)

circuit.

(Previously Presented) An electronic system, comprising: 102.

a processor; and

a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:

an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

- a first electrode;
- a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and

at least one tungsten oxide buffer layer, wherein each tungsten oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode.

## 103. (Currently Amended) An electronic system, comprising:

- a processor; and
- a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:
- an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:
  - a first electrode;
  - a second electrode;
- a single compound, dielectric layer interposed between the bottom electrode and the top electrode; and
- at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer;

wherein the metal oxide buffer layer has an orthorhombic crystalline structure.

### 104. (Currently Amended) An electronic system, comprising:

- a processor; and
- a circuit module having a plurality of leads coupled to the processor, and further having a semiconductor die coupled to the plurality of leads, wherein the semiconductor die comprises:
- an integrated circuit supported by a substrate and having a plurality of integrated circuit devices, wherein at least one of the plurality of integrated circuit devices comprises a capacitor, the capacitor comprising:

Dkt: 303.714US1

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the bottom electrode and the top electrode; and

at least one metal oxide buffer layer, wherein each metal oxide buffer layer is interposed between and directly adjoining the dielectric layer and an electrode selected from the group consisting of the first electrode and the second electrode, wherein the electrode selected from the group consisting of the first electrode and the second electrode includes a metal component that is the same as the metal component of the buffer layer;

wherein the metal oxide buffer layer has a dielectric constant greater than the dielectric constant of the dielectric layer.

105. (Canceled)

106. (Previously Presented) A capacitor, comprising:

an annealed bottom electrode;

a top electrode;

a single compound, dielectric layer interposed between the top electrode and the bottom electrode; and

an annealed metal oxide buffer layer intermediate and directly adjoining the dielectric layer and the bottom electrode.

107-110. (Canceled)

111. (Previously Presented) A memory cell comprising a capacitor and an access device, wherein the capacitor includes:

a first electrode;

a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode;

a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes; and

wherein the one electrode is a tungsten nitride and the buffer layer is a tungsten oxide.

- 112. (Currently Amended) A memory cell comprising a capacitor and an access device, wherein the capacitor includes:
  - a first electrode including a first metal;
  - a second electrode including a second metal;
- a single compound, dielectric layer interposed between the first electrode and the second electrode;
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes; and

wherein the buffer layer has a orthorhombic crystalline structure; and

wherein at least one of the first metal and second metal include a metal that is the same as

a metal in the metal oxide buffer.

- 113. (Previously Presented) A memory cell comprising a capacitor and an access device, wherein the capacitor includes:
  - a first electrode;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten trioxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes.
- 114. (Original) The memory cell according to claim 113, wherein the one electrode includes tungsten.
- 115. (Original) The memory cell according to claim 114, wherein the buffer layer is grown by oxidizing the one electrode.

- 116. (Currently Amended) A memory cell comprising a capacitor and an access device, wherein the capacitor includes:
  - a first electrode including a first metal;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer includes a refractory metal that is the same as the first metal.
- 117. (Original) The memory cell according to claim 116, wherein the buffer layer is of the formula MOx, and M is a metal component from a group consisting of tungsten, tantalum, zirconium, and hafnium.
- 118. (Canceled)
- 119. (Previously Presented) A processor and a memory cell electrically connected to said processor, wherein said memory cell includes a capacitor comprising:
  - a first electrode;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode;
- a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes; and

wherein the one electrode is a tungsten nitride and the buffer layer is a tungsten oxide.

- 120. (Currently Amended) A processor and a memory cell electrically connected to said processor, wherein said memory cell includes a capacitor comprising:
  - a first electrode including a first metal;
  - a second electrode;

a single compound, dielectric layer interposed between the first electrode and the second electrode: and

a metal oxide buffer layer intermediate and directly adjoining the dielectric layer and one of the first and second electrodes, wherein the buffer layer has a orthorhombic crystalline structure and includes the first metal.

- (Previously Presented) A processor and a memory cell electrically connected to said 121. processor, wherein said memory cell includes a capacitor comprising:
  - a first electrode;
  - a second electrode;
  - a dielectric layer interposed between the first electrode and the second electrode; and
- a tungsten trioxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes.
- (Original) The memory cell according to claim 121, wherein the one electrode includes 122. tungsten.
- (Original) The memory cell according to claim 122, wherein the buffer layer is grown by 123. oxidizing the one electrode.
- 124. (Currently Amended) A processor and a memory cell electrically connected to said processor, wherein said memory cell includes a capacitor comprising:
  - a first electrode including a refractory metal;
  - a second electrode;
- a single compound, dielectric layer interposed between the first electrode and the second electrode; and
- a metal oxide buffer layer interposed between and directly adjoining the dielectric layer and one of the first and second electrodes, wherein the metal oxide buffer layer includes a refractory metal that is the same as the refractory metal of the first electrode.

(Original) The memory cell according to claim 124, wherein the buffer layer is of the 125. formula MOx, and M is a metal component from a group consisting of tungsten, tantalum, zirconium, and hafnium.

- 126. (Canceled)
- (Previously Presented) The capacitor of claim 2, wherein the dielectric layer comprises a 127. single layer.
- (New) The capacitor of claim 26, wherein the metal oxide buffer layer includes tungsten. 128.
- (New) The capacitor of claim 128, wherein the bottom electrode includes a nitride. 129.
- (New) The capacitor of claim 128, wherein the bottom electrode includes tungsten 130. nitride.
- (New) The capacitor of claim 26, wherein the bottom electrode comprises a metal nitride 131. and has a metal component which is the same as the metal component of the metal oxide buffer layer.
- 132. (New) The capacitor of claim 26, wherein the dielectric layer comprises a single layer.
- (New) The capacitor of claim 26, wherein the buffer layer is of the formula MOx, and M 133. is a metal component from a group consisting of tantalum, zirconium, and hafnium.
- (New) The capacitor of claim 30, wherein the dielectric layer comprises a single layer. 134.
- (New) The capacitor of claim 30, wherein the metal oxide buffer layer includes tungsten. 135.
- (New) The capacitor of claim 30, wherein the second electrode includes a nitride. 136.

- 137. (New) The capacitor of claim 30, wherein the second electrode includes tungsten nitride.
- 138. (New) The capacitor of claim 30, wherein the second electrode comprises a metal nitride and has a metal component which is the same as the metal component of the metal oxide buffer layer.
- 140. (New) The semiconductor die of claim 79, wherein the dielectric layer comprises a single layer.
- 141. (New) The semiconductor die of claim 79, wherein the metal oxide buffer layer includes tungsten.
- 142. (New) The semiconductor die of claim 79, wherein the second electrode includes a nitride.
- 143. (New) The semiconductor die of claim 79, wherein the second electrode includes tungsten nitride.
- 144. (New) The semiconductor die of claim 79, wherein buffer layer includes tantalum.
- 145. (New) The semiconductor die of claim 79, wherein buffer layer includes zirconium.
- 146. (New) The semiconductor die of claim 79, wherein buffer layer includes hafnium.
- 147. (New) The semiconductor die of claim 80, wherein the dielectric layer comprises a single layer.
- 148. (New) The semiconductor die of claim 80, wherein the metal oxide buffer layer includes tungsten.

Filing Date: December 20, 2000

Title: LOW LEAKAGE MIM CAPACITOR

- J.... 303.71.031
- 149. (New) The semiconductor die of claim 80, wherein the second electrode includes a nitride.
- 150. (New) The semiconductor die of claim 80, wherein the second electrode includes tungsten nitride.
- 151. (New) The semiconductor die of claim 80, wherein buffer layer includes tantalum.
- 152. (New) The semiconductor die of claim 80, wherein buffer layer includes zirconium.
- 153. (New) The semiconductor die of claim 80, wherein buffer layer includes hafnium.